The world's leading professional association
for the advancement of technology
Text size »A  A  A  
 » EDS Home
 » EDS Publications Home
 » EDL Publications Office
 » EDL Editor-in-Chief & Editors
 » EDL Information for Authors
 » IEEE Guidelines for Authors
 » IEEE Copyright Information
 » LaTeX Word Templates
 » Editorial - Mulitple Submissions and Prior Publication
 » Editorials - Citing Prior Work
 » Editorial - Confidentiality of Reviews
 » Editorial: What is in a Page Charge?
Seiichiro Kawamura
 

CMOS Integration and Interconnect

Seiichiro Kawamura
Selete
AIST
Tsukuba West 7,
Tsukuba 305-8569 Japan
Tel:      +81 3 3460 4536
Fax:     +81 3 3460 2031
E-Mail: kawamura-seiichiro@nifty.com


Dr. Seiichiro Kawamura is on the Board of Directors and is also the Head of the R&D Strategy Department at Selete which is a consortium jointly established by 11 Japanese major Semiconductor Companies to focus on the research and development on advanced chip technologies including a National Project, MIRAI funded by NEDO/METI.

Previously, he had been engaged in developing advanced semiconductor technologies as the Device Development Director at Fujitsu until 2001. In April 2001, he was loaned from Fujitsu to the post of Executive Director of ASRC (Advanced Semiconductor Research Center) at AIST (the National Institute of Advanced Industrial Science and Technology) to oversee the MIRAI Project as a Sub Project-Leader.

He received the B.S. degree in Applied Physics from the University of Tokyo, the M.S. degree in Solid State Physics from Princeton University, and the Ph.D degree in Electronic Engineering from Tohoku University.

Dr. Kawamura has served on the Technical Program Committees of several international conferences, and was the Program Chair and the General Chair of the Symposium on VLSI Technology in 1997 and 2003, respectively. He also served as a Subcommittee Chair on DIT (Device Interconnect Technology) of the 1997 IEDM, the Subcommittee Chair on Advanced Silicon Devices and Modeling of the 1999 SSDM and the Steering Committee Chair of SSDM in 2003.

He was also active in ITRS and was a member of International Roadmap Committee from 1998 to 2001 and a Vice Chair of STRJ (Semiconductor Technology Roadmap Committee of Japan) from 2000 to 2001.

He is currently the Japanese Subcommittee Chair of the VLSI-TSA (Technology, Systems, and Applications).



Please scroll to see more.


Editor-in-Chief
Yuan Taur, EDL Editor-in-Chief

Analog and Mixed-Signal Technology
Constantin Bulucea

CMOS Integration
and Interconnect
Seiichiro Kawamura

Compound
Semi-
conductor Devices

Jesus A. del Alamo

Compound
Semi-conductor
Devices
Gaudenzio Meneghesso

Device Modeling
Xing Zhou

High Power/
Temperature Electronics & Sensors
Sei-Hyung Ryu

Integrated Circuits
and ESD Protection
Albert Z.H. Wang

Opto-
electronics

Opto-
electronics
Paul K.-L. Yu

Power and
Thin-Film Devices
Johnny K.O. Sin

Sensor and Thin Film Transistors

Silicon Device
Character-
ization &
Modeling
Kristin De Meyer

Silicon Device
Charact-
erization &
Modeling
Enrico Sangiorgi

Silicon Devices & Integration
Amitava Chatterjee

Silicon Device and
Process Integration
Chorn-Ping Chang

Silicon Device and Technology
Jin Cai

Silicon Device
and Technology
Mikael Ostling

Silicon Device
and Technology
Tahui Wang

 


IEEE Home   |   Sitemap   |   Search   |   Privacy & Security   |   Terms & Conditions
 
IEEE Logo