The world's leading professional association
for the advancement of technology
Text size »A  A  A  
 » EDS Home
 » EDS Publications Home
 » EDS Publications Office
 » Transactions on Device and Materials Reliability (T-DMR)
 » T-DMR Editor-in-Chief & Editors
 » T-DMR Call for Papers
 » T-DMR Special Issue Calls/Announcements
 » T-DMR Information for Authors
 » IEEE Guidelines for Authors
 » IEEE Copyright Information
James Walls  

 James A. Walls
Freescale
TSO Reliability Lab
1300 N. Alma School Rd.
M/S AZ50/CH410
Chandler, AZ 85224
USA
Tel: +1 480 814 5508
Fax: +1 480 814 4834
E-Mail: james.walls@freescale.com


James Walls received a Bachelor’s degree in Electronics and Physics from the University of Edinburgh, Scotland.  He also received a Ph.D. from Edinburgh University’s Microfabrication Facility for his work on automated control and interpretation of semiconductor measurement systems.

A Senior Member of the Technical Staff with Freescale Semiconductor, he has managed the Phoenix area Predictive Reliability Laboratory since 1997, at the Tempe and Chandler sites. His current areas of interest are the evaluation of new materials and process modules and the development of reliability test methods for new automotive and wireless, and packaging technologies.

Dr. Walls is a Senior Member of the IEEE, and a lifetime member of the Electron Devices Society.

Outside of work at Freescale, Jim is a member of the Arizona Professional Photographer’s Association, and is a Certified Professional Photographer.



Please scroll to see more.

 


IEEE Home   |   Sitemap   |   Search   |   Privacy & Security   |   Terms & Conditions    |   Nondiscrimination Policy