The world's leading professional association
for the advancement of technology
Text size »A  A  A  
 » EDS Home
 » EDS Publications Home
 » EDS Publications Office
 » Transactions on Device and Materials Reliability (T-DMR)
 » T-DMR Editor-in-Chief & Editors
 » T-DMR Call for Papers
 » T-DMR Special Issue Calls/Announcements
 » T-DMR Information for Authors
 » IEEE Guidelines for Authors
 » IEEE Copyright Information
James Walls  

 James A. Walls
Freescale
TSO Reliability Lab
1300 N. Alma School Rd.
M/S AZ50/CH410
Chandler, AZ 85224
USA
Tel: +1 480 814 5508
Fax: +1 480 814 4834
E-Mail: james.walls@freescale.com


James A. Walls received the B.Sc. Honours Degree in Electronics and Physics from the University of Edinburgh, Scotland in 1986. He received the Ph.D. Degree in Microelectronics from the Edinburgh Microfabrication Facility at the University of Edinburgh in 1990, for his work on the application of Artificial Intelligence techniques to the interpretation and control of semiconductor capacitance-voltage measurements. He has managed the Motorola Mesa Reliability Physics and Development Laboratory since 1997, and in 2000 relocated to the DigitalDNA Labs in Chandler. His current areas of focus are the evaluation of new materials as well as Intrinsic Reliability test methods development for new technologies, including highly-accelerated testing.

Dr. Walls is a Senior Member of the IEEE Electron Devices Society.



Please scroll to see more.

 


IEEE Home   |   Sitemap   |   Search   |   Privacy & Security   |   Terms & Conditions
 
IEEE Logo