The world's leading professional association
for the advancement of technology
Text size »A  A  A  
 » EDS Home
 » EDS Publications Home
 » T-ED Publications Office
 » T-ED Editor-in-Chief & Editors
 » T-ED Information for Authors
 » IEEE Guidelines for Authors
 » LaTeX Word Templates
 » IEEE Copyright Information
 » Editorial - Mulitple Submissions and Prior Publication
 » Editorials - Citing Prior Work
 » Editorial - Confidentiality of Reviews
 » Editorial - Touchstones of a Quality Compact Model
 » Editorial - Bipolar Special Issue - Hell's Bells Audio
 » What is in a Page Charge?
Jason Woo
 

MOS Devices and Technology

Jason Woo
University of California at Los Angeles
Dept. of Electrical Engineering
56-147J Eng. IV, 420 Westwood Plaza
Los Angeles, CA 90095-1594
Tel:      +310 206 3279
Fax:     +310 206 8490
E:Mail:  woo@ee.ucla.edu


Jason C. S. Woo received the B. A. Sc. (Hons) degree in engineering science from the University of Toronto, Canada, in 1981, and the M. S. and Ph. D. degrees in electrical engineering from Stanford University in 1982 and 1987, respectively. He joined the department of electrical engineering of UCLA in 1987 and is currently a professor. He served on the IEEE IEDM program in 1991, 1992, 1996 and 1997 and  was the publicity chairman in 1993. He also served on the IEEE SOI conference committee and was the technical program chairman for the conference in 1999 and the general chairman in 2000. He served on the technical committee of the VLSI Technology Symposium since 1992 and was the technical program committee co-chair/chair in 2005-2006 and the general co-chair/chair in 2007-2008. He is also a technical program committee member for the ESSDERC conference and the solid-state devices and materials conference in Japan. He received a faculty development award from IBM from 1987-1989.

His research interests are in the physics and technology of novel device and device modeling. He has done work on low temperature device for VLSI and space applications, SOI BiCMOS and GeSi BiCMOS. Significant achievements include the analysis and fabrication of cryogenic Bipolar transistors, the identification of hot-carrier reliability failure modes at reduced temperatures, the first demonstration of GeSi quantum-well MOSFET's, and the investigation of device physics/technology for deep submicron SOI CMOS. He has also worked on tunnel junction transistors and graphene channel MOSFETs for RF and low power applications. He has authored or coauthored over 150 papers in technical journals and refereed conference proceedings in these areas.



Please scroll to see more.


Editor-in-Chief
Douglas P. Verret, Incoming T-ED Editor-in-Chief

Bipolar Devices
John Cressler

Compound
Semiconductor Devices
Mehdi Anwar

Compound
Semiconductor Devices
Supriyo Bandyopadhyay

Device and Process
Modeling
Colin C. McAndrew

Display Technology
Heung-Sik Tae

Image Sensors
John R. Tower

Molecular &
Organic Devices
Jerzy Kanicki

MOS Devices &
Technology
Simon Deleonibus

MOS Devices &
Technology
Herve Jaouen

MOS Devices &
Technology
Christoph Jungemann

MOS Devices &
Technology
M. Jagadesh Kumar

MOS Devices &
Technology
Chih-Yuan Lu

MOS Devices &
Technology
Hisayo S. Momose

MOS Devices &
Technology
V. Ramgopal Rao

Nano-
electronics
Mark Reed

Optoelectronic Devices
Leda Lunardi

Reliability
John Suehle

Solid State
Jamal Deen

Solid State Energy
Sources
Paul N. Panayotatos

Solid State
Power
M. Ayman Shibib

Solid State Sensors & Actuators
Clark T.-C. Nguyen

Vacuum Electron Devices
William L. Menninger

 


IEEE Home   |   Sitemap   |   Search   |   Privacy & Security   |   Terms & Conditions    |   Nondiscrimination Policy